

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office A Error - MIMISSI TERM F FATER IS ACTI TEM EMAKES was distingful for 202 f was displaced.

PPLICATION NO	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
08 530,661	09 20 1995	BRENT KEETH	MI22-356	5492
23369	550 (3.07.2003			
HOWREY SIMON ARNOLD & WIIITE LLP			LXAMINER	
750 BERING D HOUSTON, TX			WILLE, DOUGLAS A	
			ART UNIT	PAPER NUMBER
			2×14	

DATE MAILED: 03-07-2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Application No.	Applicant(s)	
08/530,661	KEETH ET AL.	- 1-
Office Action Summary Examiner	Art Unit	
Douglas A Wille	2814	
The MAILING DATE of this communication appears on the cover sheet with th	e correspondence ad	dress
Period for Reply	THIS EDOM	
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONT THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30). - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the set or extended period for reply will, by statute, cause the application to become ABANDO Any reply received by the Office later than three months after the mailing date of this communication, even if timely the earned patent term adjustment. See 37 CFR 1.704(b).	e timely filed days will be considered timely rom the mailing date of this co DNED (35 U.S.C. § 133)	r. ommunication
Status		
1) Responsive to communication(s) filed on <u>07 February 2003</u> .		
2a) ☐ This action is FINAL . 2b) ☐ This action is non-final.		
3) Since this application is in condition for allowance except for formal matters closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11 Disposition of Claims	, prosecution as to th 1, 453 O.G. 213.	e merits is
4) Claim(s) 6-10,18,19,22,23,25,26 is/are pending in the application.		
4a) Of the above claim(s) is/are withdrawn from consideration.		
5) Claim(s) is/are allowed.		
6)		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/or election requirement.		
Application Papers		
9) The specification is objected to by the Examiner.		
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the E	Examiner.	
Applicant may not request that any objection to the drawing(s) be held in abeyance	. See 37 CFR 1.85(a).	
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disap	proved by the Examin	er
If approved, corrected drawings are required in reply to this Office action.		
12)☐ The oath or declaration is objected to by the Examiner.		
Priority under 35 U.S.C. §§ 119 and 120		
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 11	9(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:		
1. Certified copies of the priority documents have been received.		
2. Certified copies of the priority documents have been received in Applic		
 3. Copies of the certified copies of the priority documents have been rece application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not rece 		Stage
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 11		I application).
a) The translation of the foreign language provisional application has been 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§	received.	
Attachment(s)		
1) Notice of References Cited (PTO-892) 4) Interview Summ	mary (PTO-413) Paper No mal Patent Application (PT	

Application/Control Number: 08/530,661

Art Unit: 2814

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 6 10, 18, 19, 22, 23, 25 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takahashi et al. ('038) in view of Eimore, Nakamura et al. and Takahashi et al. ('000).
- 3. With respect to claim 6, Takahashi et al. ('038) shows (see cover Figure and column 8, line 17 et seq.) a DRAM device where the cell size is 6F² (column 25, line 17) but does not show the minimum feature size, peripheral circuitry, array size or packaging. Eimore shows (see cover figure and column 8, line 9) a DRAM (column 1, line 9) where a 0.25 micron design rule is used (column 10, line 61). Nakamura et al. shows a DRAM (see cover Figure and column 3, line 66 et seq.) where a 16 M device is shown (column 4, line 25) and shows the chip includes, besides the memory array, timing, address, redundancy, data, test path and voltage supply circuitry.

 Takahashi et al. ('000) show (see Figure 1 and column 5, line 67 et seq.) a DRAM (column 6, line 10) where the die is encapsulated in a package with pins extending outwardly. It would have been obvious to include the peripheral circuitry show by Nakamura et al. since it provides a working device, to include the feature size shown by Eimore since it is known to be functional and to provide a 16M device since it is known to be useful. Note that with the 0.25 micron design rule the area of the memory is less than 6 mm².

- will obviously be less than 35 mm².
- With respect to claim 9, Takahashi et al. ('038) shows a structure with 5-levels (see 6. Figure 47 and column 28, line 63 et seq.) and since the peripheral circuitry does not have an integrated capacitor, it would inherently have less than 5-levels. Also the memory will have an area of less than 6 mm².
- With respect to claim 10, Nakamura et al. show that Figure 1 matches the geometric 7. arrangement of the actual chip and with the memory area being less than 6 mm², the whole chip will obviously be less than 35 mm² and Takahashi et al. ('038) shows a structure with 5-levels (see Figure 47 and column 28, line 63 et seq.) and since the peripheral circuitry does not have an integrated capacitor, it would inherently have less than 5-levels. Also the memory will have an area of less than 6 mm².
- With respect to claims 18, 19 and 25, the memory arrays with the density shown will 8. have 270 devices in 100 micron².
- With respect to claims 22, 23 and 26, the 16M device has no more than 68M memory 9. cells and with the density shown will have 270 devices in 100 micron².

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703) 308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

The examiner can normally be reached on M-F (6:15-3:45).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Douglas A. Wille
Patent Examiner

March 5, 2003